| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | add most components to memory | hmjsp | 9 days | 1 | -1000/+1963 |
| | | |||||
| * | checkpoint; i forgot what i even changed | hmjsp | 9 days | 1 | -361/+723 |
| | | |||||
| * | checkpoint; made out4 stuck and preserving before fixing | hmjsp | 9 days | 1 | -784/+1668 |
| | | |||||
| * | checkpoint; fully connect a bunch of components | hmjsp | 9 days | 1 | -3399/+5274 |
| | | |||||
| * | connect usb-c components; start grouping and putting stuff together | hmjsp | 9 days | 1 | -1484/+2936 |
| | | |||||
| * | finish a part of the input interface | hmjsp | 9 days | 1 | -2184/+2698 |
| | | |||||
| * | add all repeated layouts | hmjsp | 9 days | 1 | -2735/+7057 |
| | | | | | | - all that is left is to wire up non repetitive sections and connect everything | ||||
| * | make layout and repeat for notand | hmjsp | 9 days | 1 | -822/+990 |
| | | |||||
| * | fix compatibility with rules | hmjsp | 9 days | 1 | -217/+384 |
| | | |||||
| * | modified multflop to be compatible with rules | hmjsp | 9 days | 1 | -539/+611 |
| | | |||||
| * | temporary commit; realised i can't route under ICs so preserving state ↵ | hmjsp | 10 days | 1 | -2331/+2510 |
| | | | | | before redoing | ||||
| * | fix some DRC errors | hmjsp | 10 days | 1 | -1323/+1404 |
| | | |||||
| * | connected some repetitive components together; commit for safety | hmjsp | 10 days | 1 | -45151/+50594 |
| | | |||||
| * | Add files via upload | Paul Vincent Bezzina | 13 days | 1 | -309/+340 |
| | | |||||
| * | Removed the mysterious U2 | Paul Vincent Bezzina | 13 days | 1 | -589/+1 |
| | | |||||
| * | Fixed reported schematic and PCB issues | Paul Vincent Bezzina | 13 days | 1 | -2717/+4861 |
| | | | | C1-C8, R1 and SW1 and SW3 were not assigned a footprint. Few mistakes with the net labels now resolved Transistors actually have nets. | ||||
| * | Resolved issue with 3V3 and +3.3V differences on the schematic | Paul Vincent Bezzina | 14 days | 1 | -1/+41 |
| | | |||||
| * | Add files via upload | Paul Vincent Bezzina | 2026-10-07 | 1 | -0/+43524 |
| | | |||||
| * | Delete main/pcb_challenge_final.kicad_pcb | Paul Vincent Bezzina | 2026-10-07 | 1 | -43509/+0 |
| | | |||||
| * | Add files via upload | Paul Vincent Bezzina | 2026-09-15 | 1 | -0/+43509 |
| | | |||||
| * | Delete main/pcb_challenge_final.kicad_pcb | Paul Vincent Bezzina | 2026-09-15 | 1 | -43635/+0 |
| | | |||||
| * | Add files via upload | Paul Vincent Bezzina | 2026-09-15 | 1 | -0/+43635 |
 |
index : PCB-Challenge-2026 | |
| my entry for PCB Challenge |
| summaryrefslogtreecommitdiff |