summaryrefslogtreecommitdiff
path: root/main
Commit message (Collapse)AuthorAgeFilesLines
* Resolved issuesPaul Vincent Bezzina13 days1-0/+3
|
* Delete main/~pcb_challenge_final.kicad_pcb.lckPaul Vincent Bezzina13 days1-1/+0
|
* Delete main/~pcb_challenge_final.kicad_pro.lckPaul Vincent Bezzina13 days1-1/+0
|
* Fixed reported schematic and PCB issuesPaul Vincent Bezzina13 days4-4352/+6514
| | | C1-C8, R1 and SW1 and SW3 were not assigned a footprint. Few mistakes with the net labels now resolved Transistors actually have nets.
* Resolved issue with 3V3 and +3.3V differences on the schematicPaul Vincent Bezzina14 days4-95/+144
|
* Add files via uploadPaul Vincent Bezzina2026-10-083-425/+8033
|
* Add files via uploadPaul Vincent Bezzina2026-10-073-1/+96108
|
* Delete main/pcb_challenge_final.kicad_pcbPaul Vincent Bezzina2026-10-071-43509/+0
|
* Delete main/pcb_challenge_final.kicad_schPaul Vincent Bezzina2026-10-071-49312/+0
|
* Add files via uploadPaul Vincent Bezzina2026-09-211-0/+49312
|
* Delete main/pcb_challenge_final.kicad_schPaul Vincent Bezzina2026-09-211-48411/+0
|
* Delete main/deletePaul Vincent Bezzina2026-09-151-651/+0
|
* Add files via uploadPaul Vincent Bezzina2026-09-153-0/+92571
|
* Rename pcb_challenge_final.kicad_pro to deletePaul Vincent Bezzina2026-09-151-0/+0
|
* Delete main/pcb_challenge_final.kicad_schPaul Vincent Bezzina2026-09-151-48411/+0
|
* Delete main/pcb_challenge_final.kicad_pcbPaul Vincent Bezzina2026-09-151-43635/+0
|
* Add files via uploadPaul Vincent Bezzina2026-09-152-0/+44286
|
* Rename pcb_challenge_final.kicad_sch to main/pcb_challenge_final.kicad_schPaul Vincent Bezzina2026-09-151-0/+48411