summaryrefslogtreecommitdiff
path: root/main/readme.md
blob: 8516566cb5646b9208a8389e8ae02723e79dfc6c (plain)
1
2
3
4
5
6
7
8
9
10
## Issues
1. C1-C8, R1, SW1 and SW3 did not have a footprint. 
2. The transistor did not have the correct nets due to being numbered 1, 5 and 6 rather than 1, 2 and 3. 
3. 3v3 instead of +3.3V power net. 
4. Input 1,  Input2, Input 3 and Input 4 rather than b1, b2, b3 and 4.
5. U2 is not a real component.
6. SW2 pins were both GND. This has been resolved.

#### Credits to: 
Mickey Techachokwiwat, Andy Gao and Lutfi Cengiz for finding these issues and reporting them to me.